Login to track your progress, bookmark questions, and view history.
Q#1
Combinational Circuits
GATE EC 2000
MSQ
+2 marks
-0 marks
A one-bit full adder is to be implemented using 8-to-1 multiplexers (MUX).
(a) Write the truth table for sum (S) and carry to the next stage in terms of the two bits (A, B) and carry from the previous stage , The truth table should be in the ascending order of , i.e. .
(b) Implement S and using 8-to-1 multiplexers.
Sign in to see the solution
Log in to view the explanation, track your attempts, and keep your progress.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
| Topic | Questions | Attempted | Correct | |
|---|---|---|---|---|
| Network Analysis | 273 | 0 | 0 | |
| Electronic Devices | 69 | 0 | 0 | |
| Analog Electronics | 395 | 0 | 0 | |
| Digital Electronics | 351 | 0 | 0 | |
| Signals and Systems | 22 | 0 | 0 | |
| Control Systems | 224 | 0 | 0 | |
| Communication System | 200 | 0 | 0 | |
| EMFT - ECE | 14 | 0 | 0 | |
| Engineering Mathematics | 24 | 0 | 0 | |
| General Aptitude | 30 | 0 | 0 |