Login to track your progress, bookmark questions, and view history.
Q#1
Memory
GATE EC 2018
MCQ
+2 marks
-0.66 marks
A ROM array is built with the help of diodes as shown in the circuit below. Here WO and W1 are signals that select the word lines and BO and B1 are signals that are output of the sense amps based on the stored data corresponding to the bit lines during the read operation.
Bits stored in the ROM Array
During the read operation, the selected word line goes high and the other word line is in a high impedance state. As per the implementation shown in the circuit diagram above, what are the bits corresponding to (where = 0 or 1 and j = 0 or 1) stored in the ROM?
Sign in to see the solution
Log in to view the explanation, track your attempts, and keep your progress.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
| Topic | Questions | Attempted | Correct | |
|---|---|---|---|---|
| Network Analysis | 273 | 0 | 0 | |
| Electronic Devices | 69 | 0 | 0 | |
| Analog Electronics | 395 | 0 | 0 | |
| Digital Electronics | 351 | 0 | 0 | |
| Signals and Systems | 22 | 0 | 0 | |
| Control Systems | 224 | 0 | 0 | |
| Communication System | 200 | 0 | 0 | |
| EMFT - ECE | 14 | 0 | 0 | |
| Engineering Mathematics | 24 | 0 | 0 | |
| General Aptitude | 30 | 0 | 0 |