Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Combinational Circuits
GATE EC 2023
NAT
+1 mark
-0 marks
For the circuit shown below, the propagation delay of each NAND gate is 
. The critical path delay, in ns, is ________ (rounded off to the nearest integer).
Explanation:
Redrawing the circuit to simplify is as shown.
The critical path delay 
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.