Login to track your progress, bookmark questions, and view history.
Q#1
Sequential Circuits
GATE EC 1998
MSQ
+2 marks
-0 marks
The mod-5 counter shown in figure counts through states and
(a) Will the counter lockout if it happen to be in any one of the unused states?
(b) Find the maximum rate at which the counter will operate satisfactorily.
Assume the propagation delays of flip-flop and AND gate to be and respectively.
(a) Yes
(a) No
(b) Maximum clock rate
(b) Maximum clock rate
Sign in to see the solution
Log in to view the explanation, track your attempts, and keep your progress.
Sign in to Unlock
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electronics and Communications
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
| Topic | Questions | Attempted | Correct | |
|---|---|---|---|---|
| Network Analysis | 273 | 0 | 0 | |
| Electronic Devices | 69 | 0 | 0 | |
| Analog Electronics | 395 | 0 | 0 | |
| Digital Electronics | 351 | 0 | 0 | |
| Signals and Systems | 22 | 0 | 0 | |
| Control Systems | 224 | 0 | 0 | |
| Communication System | 200 | 0 | 0 | |
| EMFT - ECE | 14 | 0 | 0 | |
| Engineering Mathematics | 24 | 0 | 0 | |
| General Aptitude | 30 | 0 | 0 |