Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EE 1995
NAT
+1 mark
-0 marks
For a J-K flip-flop its J input is tied to its own 
output and its K input is connected to its own Q output. If the flip-flop is fed with a clock of frequency 1MHz, its Q output frequency will be _________________
Explanation:
Characteristic equation for this configuration
Given 
Hence J-K flip-flop in the given configuration keeps toggling for every rising edge of the clock pulse.
So output frequency is=
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.