Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EE 2017
NAT
+2 marks
-0 marks
For the synchronous sequential circuit shown below, the output Z is zero for the initial conditions 
The minimum number of clock cycles after which the output Z would again become zero is ___________.
Explanation:
The output will be 0 if all inputs are zero and this happens if 
On careful observation, 
is a ring counter and 
is a Johnson counters so whenever their states are same the output is zero
Hence, after 6 cycles output is zero.
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.