Loading...

Loading, please wait...

ExamDost
Learning Portal
Prep plan My packages

Practice over 1000+ GATE-level questions from this topic!

Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.

Q#1 Transient Analysis GATE EE 2009 MCQ +2 marks -0.66 marks

In the figure shown, all elements used are ideal. For time t < 0, \(S_1\) remained closed and \(S_2\) open. At
t = 0, 
\(S_1\) is opened and \(S_2\) is closed.  If the voltage \(Vc_2\) across the capacitor \(C_2\) at t = 0 is zero, the voltage across the capacitor combination at  will be

Q22.jpg

1V

2V

1.5V

3V

Explanation Locked!

Unlock this branch to view the explanation, track, bookmark and more.

Sign in to Unlock
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions

Attempted

% Attempted

Correct

% Correct

Topic Questions Attempted Correct
Network Analysis 260 0 0
Signals and Systems 165 0 0
Control Systems 258 0 0
Analog Electronics 184 0 0
Digital Electronics 148 0 0
Electrical Machines 392 0 0
Power Electronics 237 0 0
Power Systems 344 0 0
EMFT EE 107 0 0
Measurement 158 0 0
Engineering Mathematics 225 0 0
General Aptitude 211 0 0