Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Sequential Circuits
GATE EE 2004
MCQ
+2 marks
-0.66 marks
The digital circuit shown in figure generates a modified clock pulse at the output. Choose the correct output waveform form the options given below.
Explanation:
The J-K flip flop is in toggle mode & it is negative edge triggered
So output changes at negative edge.
Output = 
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.