Login to track your progress, bookmark questions, and view history.
Practice over 1000+ GATE-level questions from this topic!
Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.
Q#1
Microprocessor
GATE EE 1997
MCQ
+2 marks
-0.66 marks
The range of address for which the memory chip shown in figure, will be selected is_________ to_________
(F8000) to (FFFFH)
(F80FH) to (FFFFH)
(F800H) to (FFFFF)
(F800H) to (FFFFH)
Explanation:
For CS to be selected all the address lines connected to AND Gate should be asserted so
(A11 – 1, A12 – 1, A13 – 1, A14 – 1, A15 – 1).
The other address lines can vary from all 0’s and all 1’s. Hence the address range can vary between
Minimum Address: 1111 1000 0000 0000 = (F800 H)
Maximum Address: 1111 1111 1111 1111 = (FFFF H)
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions
Attempted
% Attempted
Correct
% Correct
Login to keep track of your progress with the tool with daily goals, questions preparation and more.
Login to track your progress, bookmark questions, and view history.