Loading...

Loading, please wait...

ExamDost Practice Questions

Practice over 1000+ GATE-level questions from this topic!

Designed to match the latest GATE pattern with topic-wise precision, difficulty tagging, and detailed solutions.

Q#1 Data Converters GATE EE 2003 MCQ +2 marks -0.66 marks

The simplified block diagram of a 10-bit A/D converter of dual slope integrator type is shown in figure. The 10-bit counter at the output is clocked by a 1MHz clock. Assuming negligible timing overhead for the control logic, the maximum frequency of the analog signal that can be converted using this A/D converter is approximately

 

2 kHz

1 kHz

500 Hz

250 Hz

Explanation:

Minimum conversion time of dual slope ADC

Maximum sampling frequency

Browse Practice Questions by Chapters / Topics in Browse Practice Questions by Chapters / Topics in GATE Electrical Engineering
Total Questions

Attempted

% Attempted

Correct

% Correct

Topic Questions Attempted Correct
Network Analysis 208 0 0
Signals and Systems 21 0 0
Control Systems 18 0 0
Analog Electronics 10 0 0
Digital Electronics 138 0 0
Electrical Machines 17 0 0
Power Electronics 17 0 0
Power Systems 18 0 0
EMFT EE 8 0 0
Measurement 6 0 0
Engineering Mathematics 27 0 0
General Aptitude 104 0 0